TECHNET Archives

July 2020

TechNet@IPC.ORG
Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Sender:
TechNet <[log in to unmask]>
X-To:
[log in to unmask]
Date:
Fri, 10 Jul 2020 14:46:14 +0000
Reply-To:
TechNet E-Mail Forum <[log in to unmask]>, [log in to unmask]
Message-ID:
<[log in to unmask]>
Subject:
SMT Ceramic Resistor Placement on board
From:
[log in to unmask]
X-cc:
[log in to unmask]
Content-Transfer-Encoding:
quoted-printable
Content-Type:
text/plain; charset="us-ascii"
MIME-Version:
1.0
Parts/Attachments:
text/plain (6 lines) 
Fellow TechNetters;

   Does IPC and/or manufacture offer ceramic resistor placement guidelines.   Can the coated surface, resistive ink element, be positioned toward the copper pad solder joint interface?   What are the Pros and Cons on this method/Technique.

Victor,

ATOM RSS1 RSS2