TECHNET Archives

August 1999

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Mime-Version:
1.0
Sender:
Subject:
From:
John Brewer <[log in to unmask]>
Date:
Mon, 23 Aug 1999 11:14:33 -0400
Content-type:
text/plain; charset=us-ascii
Reply-To:
"TechNet E-Mail Forum." <[log in to unmask]>, [log in to unmask]
Parts/Attachments:
text/plain (35 lines)
Chip caps (and particularly large ones) are extremely sensitive
to any flexure.   Care needs to be taken when placing these, so
as to minimize their location next to connectors, board shear,
or snap-off points, or any other spot on the board where any flexure
will occur. Paralleling smaller size caps can help minimize the
possibility of damage, as will keeping connectors locations and other
high flex areas distant from large chip caps.

I went through a similar issue  at DEC, where a design had a daughterboard
connector adjacent to some large chip caps.

Just a suggestion for your problem-solving process,

/John

John Brewer
Component Engineering
Square D Company
Raleigh, NC
[log in to unmask]

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in
the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information.
If you need assistance - contact Gayatri Sardeshpande at [log in to unmask] or
847-509-9700 ext.5365
##############################################################

ATOM RSS1 RSS2