DESIGNERCOUNCIL Archives

March 1998

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Sender:
DesignerCouncil <[log in to unmask]>
Subject:
From:
"McGlaughlin, Jeffrey A" <[log in to unmask]>
Date:
Fri, 13 Mar 1998 13:37:59 -0500
Content-transfer-encoding:
7BIT
X-To:
Mitch Morey <[log in to unmask]>
Reply-To:
"DesignerCouncil E-Mail Forum." <[log in to unmask]>, "McGlaughlin, Jeffrey A" <[log in to unmask]>
Parts/Attachments:
text/plain (71 lines)
Mitch -

   The techniques you are describing are sometimes used in the output path
of high frequency RF designs.  These designs are generally developed by guys
with wands and pointy caps, so they make little or no sense to us mere
mortals:<D.

The engineer will need to tell you more than the basic path for the
components and traces but also trace width, acceptable signal delay, and
trace impedance/capacitance/inductance.

This type of tuning arrangement may require some thieving like pads placed
near the end of the run for post assembly fine tuning adjustments. While
backseat CAD drivers are not really appreciated, this is one time you're
going to want the engineer sitting there as you work.

As to tricking the cad system your guess is as good as mine.  I had settled
on just making a note of the errors the system would return because of the
design and moved on.

Best of luck,

Jeffrey McGlaughlin
Designer
Battelle
Columbus, Ohio


        -----Original Message-----
        From:   Mitch Morey [SMTP:[log in to unmask]]
        Sent:   Friday, March 13, 1998 1:18 PM
        To:     [log in to unmask]
        Subject:        [DC] DES:"tuning" etch pattern

        This question came up recently, and I'm unfamiliar with the
practice.

        A circuit was described to me that has a "few" traces going between
        components, and then they go off the last (first?) component a
"certain"
        distance then tie to ground. Sound familiar? This "certain" distance
is to
        be determined during routing, and then the three or four (or more)
traces
        will be "adjusted" accordingly to satisfy the circuits function.

        First off, this makes no sense to me.

        Secondly, is there a preferred way to tie these traces to ground,
and
        what methods have been used to "trick" the software package you're
        using into doing this (other than showing them as ground signals)?

        Any help is appreciated.

        Mitch Morey
        Sr PCB Designer


################################################################
DesignerCouncil E-Mail Forum provided as a free service by IPC using LISTSERV 1.8c
################################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in the body:
To subscribe:   SUBSCRIBE DesignerCouncil <your full name>
To unsubscribe:   SIGNOFF DesignerCouncil 
################################################################
Please visit IPC web site (http://jefry.ipc.org/forum.htm) for additional information.
For the technical support contact Dmitriy Sklyar at [log in to unmask] or 847-509-9700 ext.311
################################################################


ATOM RSS1 RSS2