TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Mime-Version:
1.0
Content-Type:
text/plain; charset=US-ASCII
Old-Return-Path:
Date:
Wed, 23 Oct 96 11:40:40 PDT
Precedence:
list
Resent-From:
Resent-Sender:
TechNet-request [log in to unmask]
X-Status:
Status:
O
From [log in to unmask] Wed Oct 23 17:
07:51 1996
TO:
Return-Path:
<TechNet-request>
X-Loop:
Resent-Message-ID:
<"SWx05.0.-NL.x6dRo"@ipc>
Subject:
From:
<[log in to unmask]> (Steve Sparkowich)
Received:
by ipc.org (Smail3.1.28.1 #2) id m0vG8y6-0000QuC; Wed, 23 Oct 96 14:27 CDT
X-Mailing-List:
<[log in to unmask]> archive/latest/7105
X-Priority:
3 (Normal)
Message-Id:
<vines.AN39+,[log in to unmask]>
Parts/Attachments:
text/plain (21 lines)
We are trying to improve our solderability acceptance testing on PCB's 
(esp. on surface-mount pads with the Electroless Ni/Immersion Gold finish) 
and would like input from SMT shops:
 
A. Which solderability test method (i.e. Wetting Balance, SERA, IPC Edge 
Dip, etc.) do you want your PCB vendor to conduct on Electroless 
Ni/Immersion Au boards? On HASL? On OSP?

B. How do you screen incoming lots of boards for solderability?

c. How do you use PCB solderability testing to improve SMT? 

***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To unsubscribe from this list at any time, send a message to:           *
* [log in to unmask] with <subject: unsubscribe> and no text.        *
***************************************************************************



ATOM RSS1 RSS2