TECHNET Archives

1995

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Date:
Fri, 27 Oct 95 16:13:36 EST
Content-Type:
text/plain
Parts/Attachments:
text/plain (31 lines)
Thad,
          While 0.01" is a good number for an absolute minimum, a good
          number for "typical recommended minimum" for high volume
          multilayer boards is 0.025"
          This number should be increased if scoring is specified as
          the means of depanelization/tab removal.
          Routing or punching through holes is not recommended.
          (Although specialized plating/hard tooling has yielded
          acceptable half-barrels. Remember the Datakey dies, Joe F.?)

          Mark Orzech
          [log in to unmask]

     Does anyone have any comments regarding how close a plated or 
     non-plated hole can be to the routed edge of a PCB.
     
     What is the typical recommended minimum.  I've been told that a plated 
     via and associated copper can be down to .010" to a routed edge.
     
     I have personal concerns about how close a via can be before the 
     routing process may damage a via.  Additionally the slop associated 
     with the routed edge location.
     
     I'd appreciate any feedback.
     
     Thanks,
     
     [log in to unmask] 



ATOM RSS1 RSS2