Sender: |
|
X-To: |
|
Date: |
Fri, 8 Aug 2014 10:19:30 -0600 |
Reply-To: |
|
Subject: |
|
From: |
|
Message-ID: |
|
In-Reply-To: |
|
Content-Type: |
text/plain; charset="UTF-8" |
MIME-Version: |
1.0 |
Parts/Attachments: |
|
|
Hi Drew!
Yeah, the datasheet says the body is internally connected to the case, and
if you look at the schematic that would be pin #4. Pin #1 is the source, #2
is the drain, and #3 is the gate.
Steve
On Fri, Aug 8, 2014 at 10:10 AM, Drew meyer <[log in to unmask]> wrote:
> Steve,
>
> Yes definitely old school. My memory is that before we really approached
> all parts with ESD safety in mind, early FET transistors were extremely
> sensitive to ESD events. They had no built in protection on the inputs as
> parts do today. Thus these metal rings shipped on the parts to prevent a
> differential voltage between leads. I believe that the gate insulation is
> the area at risk.
>
> If my memory is correct one lead is tied to the can to act as a shield
> when the part is installed in the board.
>
> Drew
>
--
This email and any attachments are only for use by the intended
recipient(s) and may contain legally privileged, confidential, proprietary
or otherwise private information. Any unauthorized use, reproduction,
dissemination, distribution or other disclosure of the contents of this
e-mail or its attachments is strictly prohibited. If you have received this
email in error, please notify the sender immediately and delete the
original.
______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask]
______________________________________________________________________
|
|
|