DESIGNERCOUNCIL Archives

September 2006

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Sender:
DesignerCouncil <[log in to unmask]>
X-To:
Date:
Tue, 5 Sep 2006 12:47:50 -0700
Reply-To:
"(Designers Council Forum)" <[log in to unmask]>, Silicon Valley Chapter - IPC <[log in to unmask]>
Subject:
From:
Silicon Valley Chapter - IPC <[log in to unmask]>
X-cc:
Dan Bowden <[log in to unmask]>, Griff Derryberry <[log in to unmask]>
Content-Transfer-Encoding:
8bit
Content-Type:
text/plain; charset=iso-8859-1
MIME-Version:
1.0
Parts/Attachments:
text/plain (46 lines)
Silicon Valley Chapter of the IPC Designers Council
Our next meeting will take place on Tuesday, September 12, 2006.

Location:
Mentor Graphics
1001 Ridder Park Drive, San Jose, CA
Tuesday, September 12
Time: 11:30AM - 1:30PM
$1 for chapter members; $5 for visitors
DOOR PRIZE: $25 IPC Publication Certificate

RSVP required > send to [log in to unmask]



  Caution! High Speed Zone Ahead.
  By David Hoover (Sr. FAE Multek, Inc.)
  and Leena Gulia (Park Electrochemical Corp – aka, Nelco Laminates)
  This Presentation / Discussion will cover two main topics.

   Controlled Impedance
  (High-Speed Design Guidelines and Capabilities)

   Low Loss Materials
  (Including Low Loss Substrates and High Frequency)
        This presentation/discussion will cover many of the
  typical issues encountered with modeling, specifying, and testing Controlled Impedance (CI) PCBs. Along with a list of conditions when a PCB may require CI, this presentation/discussion will cover the various techniques used today to model CI including from the Motorola MECL formulae all the way up to 3D Field Solvers. We will discuss the “what” and “where” variables that contribute to modeling variation between software simulations. Examples will be shown on how entry variables can effect the calculated results based on the modeling software parameters. Additionally, we will cover common Dk ranges found in standard Epoxy based FR-4 along with typical Er expectations found at higher frequencies. We will discuss low loss substrates along with what is currently being used to gain higher data rates (10 and up to 40 GHz) on multilayer PCBs. The cost implications of switching between material sets will also be discussed.

  ~  ~  ~  ~  ~

  Please RSVP by Friday (9/8/05) > send to [log in to unmask]

  *  *  *  *  *
  ~  ~  ~  ~  ~



---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------

ATOM RSS1 RSS2