DESIGNERCOUNCIL Archives

September 2006

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Sender:
DesignerCouncil <[log in to unmask]>
X-To:
Date:
Wed, 6 Sep 2006 15:59:01 -0400
Reply-To:
"(Designers Council Forum)" <[log in to unmask]>, Derek Doucette <[log in to unmask]>
Subject:
From:
Derek Doucette <[log in to unmask]>
Content-Transfer-Encoding:
quoted-printable
Content-Type:
text/plain; charset="iso-8859-1"
Organization:
American Contract Group
MIME-Version:
1.0
Parts/Attachments:
text/plain (103 lines)
 
Mask Design / Physical Layout Engineer - BTV

 

Our client is seeking an enthusiastic Mask Designer / Physical Layout Engineer for there Burlington, VT location. 

 

We develop a wide range of high-performance power, analog, and mixed-signal ICs using our unique Bipolar, Bi-CMOS, and CMOS processes. 

 

We compete in a wide range of markets including:

 

·        DC/DC Converters

·        High Resolution Data Conversion

·        Interface Products

·        Handheld Portable Power Management

·        Hot Swap Controllers

·        IP Telephony

·        High Performance Amplifiers and References 

·        Automotive Electronics

 

 

The ideal candidate must have the following key requirements for this position. 

 

·        Associates or bachelor's degree in Electrical Engineering.

·        Three years of relevant IC layout experience.

·        Strong background in analog layout with digital layout experience a plus.

·        Familiarity with Cadence tools (Virtuoso, Layout XL, Assura Diva, Dracula).

·        Layout experience with bipolar, CMOS, and BiCMOS technologies.

·        Working knowledge of Unix (Solaris) and Linux operating systems.

·        Experience with full chip layout including PG to the mask shop.

·        Knowledge of semiconductor device and fabrication principles is a plus.

·        Ability to work independently.

·        Great attention to detail, communication skills, well organized

 

Responsibilities include (but are not limited to):

 

·        Layout schedule estimation.

·        IC layout floor planning.

·        Layout of analog and digital circuits.

·        Cell level verification and parasitic extraction.

·        Chip/Top level routing and interconnect.

·        LVS and DRC checks using Cadence Dracula and Assura.

·        Tape out/Stream out/PG.

 

Salary $95K-$105K plus Benefits

Sincerely,

Derek Doucette
American Contract Group
164 Westford Road, Suite 2 
Tyngsboro MA, 01879
PH 877-723-9087 Ext 303

---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------
FAX 978-649-0077

ATOM RSS1 RSS2