 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0u2Yeg-00006jC; Fri, 29 Mar 96 01:31 CST |
| Encoding: |
9 Text |
| Old-Return-Path: |
|
| Date: |
Thu, 28 Mar 96 08:38:24 CST |
| Precedence: |
list |
| Resent-From: |
|
| From [log in to unmask] Fri Mar 29 08: |
18:00 1996 |
| Resent-Sender: |
|
| X-Status: |
|
| Status: |
O |
| X-Mailing-List: |
|
| TO: |
|
| Return-Path: |
<TechNet-request> |
| Resent-Message-ID: |
<"Tf_HQ.0.769.H7vMn"@ipc> |
| Subject: |
|
| From: |
|
| X-Loop: |
|
| Message-Id: |
|
| Parts/Attachments: |
|
|
Is there a Standard amount of Test Point Coverage at the PCB Bare
Board Supplier during Electrical Test in which an NRE setup and
100% Electrical Test of PCB's was charged.
What is the chance of Escape associated with Electrical Test?
Thanks in advance for any help given.
[log in to unmask]
|
|
|
