TECHNET Archives

April 2002

TechNet@IPC.ORG

Options: Use Monospaced Font
Show HTML Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
joseph & karen lovvorn <[log in to unmask]>
Reply To:
TechNet E-Mail Forum.
Date:
Tue, 2 Apr 2002 14:24:33 -0500
Content-Type:
multipart/mixed
Parts/Attachments:
text/plain (347 bytes) , text/html (1014 bytes) , lovvorn2.txt (2511 bytes)
Hello  Everyone,
 I'm Joseph Lovvorn,in the RTP area of NC.
I'm new to the Council and the List .I was riffed from Alcatel in Feb. and I'm currently
available for new opportunities. Contract or direct. I've attached my resume in plain text. If anyone knows who's moving and shaking right now,please drop me a note.

Thanks For your time.
Joseph Lovvorn




Joseph M. Lovvorn 8811 Art Rd Cedar Grove, NC 27231 919-644-7607 / [log in to unmask] OBJECTIVE: A challenging position as a Sr. Engineering Technician / PCB Designer                 in an R&D environment. SUMMARY OF QUALIFICATIONS: * Versatile, results-oriented professional with 19 years progressively responsible experience. * Engineering design of interface units, system backplanes and testing hardware. * Engineering test and analysis of new prototypes. Debug to component level. * Test design and documentation of test procedures. * Interface with product release team for release to manufacturing. * Manufacture testing hardware via the Quickcircuit board prototyping machine. * Hardware verification and characterization of new units. * System test, hardware integration testing * Produce and maintain documentation for new hardware. * Write and implement ECO's , RCO's rework notices. * Experienced with SONET, OC3, OC12,OC48, 0C192, ds3, ds1 standards in telecommunication. * Physical design of prototypes and production PCB's (printed circuit boards) including high-speed backplanes and cards (gigahertzs +). * IPC Certified PCB Designer. * Cadence Certified Allegro Design tools. TECHNICAL SKILLS: * Unix, Perl , programming * Experienced with BER testers, Protocol Analyzer, Digital and Analog O'scopes, Logic Analyzers * Telecom testers, thermal chambers, industrial temp testing ,esd and lighting testing. * Knowledgeable with the following design software * Cadence concept schematic capture, Cadence Allegro physical design, * Cadence Specctra autorouter * T-tech ISOPRO isolation software for prototyping * Q-CAM milling software for board manufacture. * Word, Excel, PowerPoint, Interleaf, Applix . * Unix, Linux , NT, and Windows engineering environments. EDUCATION: Associate Electronics Technology 1986, Miramar Community College, San Diego Ca EMPLOYMENT HISTORY:  Present Sr. Engineering Technician Specialist/PCB Designer, R&D Alcatel Telecom USA                                 Sr. Engineering Technician, R&D Alcatel Telecom USA                                 Engineering Technician, R&D Alcatel Telecom USA                                 Engineering Technician, Product Engineering Alcatel Telecom USA                                 Electronics Technician II Alcatel Telecom USA 1988 - Electronics Technician Alcatel Telecom USA 1980 - 1988 Aviation Fire Control Technician, U.S. NAVY

ATOM RSS1 RSS2