 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0trOsF-00005cC; Tue, 27 Feb 96 06:51 CST |
| Encoding: |
456 Text |
| Old-Return-Path: |
|
| Date: |
Tue, 27 Feb 96 07:54:04 EST |
| Precedence: |
list |
| X-Loop: |
|
| Resent-Sender: |
|
| X-Status: |
|
| Status: |
O |
| X-Mailing-List: |
|
| TO: |
|
| Return-Path: |
|
| Resent-Message-ID: |
<"I0rKY.0.xj6.AvlCn"@ipc> |
| Subject: |
|
| From: |
|
| From [log in to unmask] Tue Feb 27 09: |
16:11 1996 |
| Resent-From: |
|
| Message-Id: |
|
| Parts/Attachments: |
|
|
I have a customer who has asked what is the required spacing on
both innerlayers and outerlayers for 1500 VAC (~2100 VDC).
Outerlayers have dryfilm soldermask covering them.
I looked up IPC-D-275 and have referenced the data from table 3-1.
This customer feels these values are extremely conservative and
is curious if other designers are using that criteria rigidly?
[log in to unmask]
|
|
|
