TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipc.org (Smail3.1.28.1 #2) id m0vNesU-0000R6C; Wed, 13 Nov 96 06:57 CST
Content-Type:
multipart/alternative; boundary=openmail-part-04e010ac-00000002
Old-Return-Path:
Date:
Wed, 13 Nov 96 08:04:35 -0500
Precedence:
list
Resent-From:
Resent-Sender:
TechNet-request [log in to unmask]
X-Status:
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/7638
From [log in to unmask] Thu Nov 14 16:
55:52 1996
TO:
Return-Path:
<TechNet-request>
Resent-Message-ID:
<"7w2Tm.0.BSA.gMSYo"@ipc>
Subject:
From:
X-Loop:
X-Openmail-Hops:
1
Mime-Version:
1.0
Message-Id:
<H000058404e005ce@MHS>
Parts/Attachments:
ASSY (675 bytes) , ASSY (2361 bytes)
  To extend clearance and eliminate potential shorts to the bottom
of a connector, the component side pad must be reduced to zero.
In other words,a top side padless PTH. The shorts are occuring during
wave solder.

   What reliability down sides can we expect? Im advised that PCB
fabrication will not be a problem. Im mostly concerned with assembly
and repair operations.

  Parameters: .093", 14 layer board
               Finished hole .033" with solder side pad at .060"
               No external layer traces or connections.
               All connections are internal planes.

 Thanks in advance: Ed Cassinelli 
                    Stratus Computer Inc
                    508-490-6821


ATOM RSS1 RSS2