 
| Received: |
by ipchq.com (Smail3.1.28.1 #2)
id m0sQd9m-0000GoC; Tue, 27 Jun 95 11:06 CDT |
| Encoding: |
486 Text |
| Old-Return-Path: |
<miso!hadco.com!dwettstone> |
| Date: |
Tue, 27 Jun 95 11:47:28 EST |
| Precedence: |
list |
| Resent-From: |
|
| Cc: |
|
| X-Status: |
|
| Status: |
O |
| X-Mailing-List: |
|
| TO: |
|
| Return-Path: |
|
| Resent-Message-ID: |
<"IG2I-2.0.-W9.5o2yl"@ipc> |
| Subject: |
|
| From: |
|
| Resent-Sender: |
|
| X-Loop: |
|
| From [log in to unmask] Sat Apr 27 14: |
20:08 1996 |
| Message-Id: |
|
| Parts/Attachments: |
|
|
I am looking for any input that other board manufacturers may have on
handling x-outs of a single circuit at Drill on multiple-up panels.
Short of placing a large hole in the center of the circuit what methods
are employed to assure that circuits fail at ET.
Please forward any suggestions/methods to:
David A Wettstone
Hadco Corporation
Derry, NH
Tel: (603) 432-2210, ext. 3584
E-mail: [log in to unmask]
|
|
|
