 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0uagvf-00008hC; Mon, 1 Jul 96 06:14 CDT |
| Content-Type: |
text/plain; charset=US-ASCII |
| Old-Return-Path: |
|
| Date: |
Mon, 01 Jul 1996 07:21:20 EDT |
| Precedence: |
list |
| Resent-From: |
|
| Resent-Sender: |
|
| MIME-Version: |
1.0 |
| Status: |
O |
| X-Mailing-List: |
|
| TO: |
|
| Return-Path: |
<TechNet-request> |
| X-Status: |
|
| Resent-Message-ID: |
<"95xtQ.0.i-6._Bxrn"@ipc> |
| Subject: |
|
| From: |
|
| X-Loop: |
|
| From [log in to unmask] Wed Jul 3 09: |
06:16 1996 |
| Content-Transfer-Encoding: |
7bit |
| Message-Id: |
|
| Parts/Attachments: |
|
|
\0
TO: I4235700 IBMMAIL new address for ipc technet 25.6.96
FROM: DSTEWART EX2 D.Stewart - Product Development Manager.
DATE: 1 July 1996
SUBJECT: solderability testing
REFERENCE: wetting balance methods
Wetting Balance method for solderability:
In 1994, the IPC had a task group looking at a wetting balance
solderability test method, and the IEC were also looking at
establishing wetting balance methods for checking the solderability
of printed circuit boards.
Were these methods established? and if so could someone point me in
the direction of the documents specifying the methods?
Thankyou,
Dougal Stewart
Product Development Manager
Exacta Circuits
Scotland
|
|
|
