TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Charles Barker/IO-US <[log in to unmask]>
Date:
22 Jan 96 14:01:07
Content-Type:
Text/Plain
Parts/Attachments:
Text/Plain (13 lines)
Rick,

I have seen designers use too small of a clearing on the inner plane layer 
pass-throughs. I have also seen mechanical mounting holes that did not need to 
be plated, get plated and cause a short. Newer DRC programs have helped reduce 
such problems, but they somehow still crop up.

A good net list test, run from good net list data can also help preclude 
defects. Whenever the layer count for .062" thick boards gets up to eight or 
more layers, I like to have the board shop run High Pot testing on the boards.



ATOM RSS1 RSS2