 
| Mime-Version: |
1.0 |
| Content-Type: |
Text/Plain |
| Old-Return-Path: |
|
| Date: |
22 Jan 96 14:01:07 |
| Precedence: |
list |
| Resent-From: |
|
| Cc: |
|
| X-Status: |
|
| Status: |
O |
| X-Mailing-List: |
|
| TO: |
|
| Return-Path: |
|
| Resent-Sender: |
|
| Resent-Message-ID: |
<"x_pWX.0.2l4.do-0n"@ipc> |
| Subject: |
|
| From: |
|
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0teSOu-0000PCC; Mon, 22 Jan 96 13:59 CST |
| X-Loop: |
|
| From [log in to unmask] Mon Jan 22 14: |
34:27 1996 |
| Message-Id: |
|
| Parts/Attachments: |
|
|
Rick,
I have seen designers use too small of a clearing on the inner plane layer
pass-throughs. I have also seen mechanical mounting holes that did not need to
be plated, get plated and cause a short. Newer DRC programs have helped reduce
such problems, but they somehow still crop up.
A good net list test, run from good net list data can also help preclude
defects. Whenever the layer count for .062" thick boards gets up to eight or
more layers, I like to have the board shop run High Pot testing on the boards.
|
|
|
