TECHNET Archives

August 1999

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Peter Ling <[log in to unmask]>
Reply To:
TechNet E-Mail Forum.
Date:
Tue, 31 Aug 1999 15:39:59 +1200
Content-Type:
text/plain
Parts/Attachments:
text/plain (26 lines)
A question for board designers and others? - Ive been challenged to come up
with a reasonably simple method of identifying PWB design complexity.
Gone are the days of - hey that's a tight board. I'm only dealing with 2
layer boards.
I have a couple of possibilities for SMT/mixed - number of component
connections plus vias over the area of the board or total component area
over the board area. My problem is getting relativity with our power boards
that have small component counts, large complex plane areas of solid or
hatched copper and generally a large board size. Any help would be
appreciated
Thanks - Peter

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in
the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information.
If you need assistance - contact Gayatri Sardeshpande at [log in to unmask] or
847-509-9700 ext.5365
##############################################################

ATOM RSS1 RSS2