Morning Jim,
we simply ask the CAD  engineer to cut out one sq inch of the PWB pattern. If the board is let's say 10"x15" the coupon can be 1sq" with good representation of artwork, e.g. part of a multilayer routing for a 400 I/O processor. With other words the test coupon is a small part of the board of interest. Then we encircle special problems with vias or what it can be for that product. Making a general coupon for all boards did not work well.
So, our method is not very remarkble, but it works. / Ingemar



Hi all,

Thanks to all that responded to my earlier test coupon question.  I have a
few more question, how do you specify test coupons?  What do I tell the
board layout guy?  What do I tell the board house?  Does everyone have test
coupons on all boards or only multilayer?  Any good advice on how to specify
would be great!

Thanks,

Jim West
Manufacturing Engineer

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in
the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information.
If you need assistance - contact Gayatri Sardeshpande at [log in to unmask] or
847-509-9700 ext.5365
##############################################################