 
| Sender: |
|
| X-To: |
|
| Date: |
Tue, 20 Oct 2015 16:46:52 +0000 |
| Reply-To: |
|
| Message-ID: |
|
| Subject: |
|
| From: |
|
| MIME-Version: |
1.0 |
| In-Reply-To: |
|
| Content-Transfer-Encoding: |
base64 |
| Content-Type: |
text/plain; charset="utf-8" |
| Parts/Attachments: |
|
|
That's why I put a fab drawing note on prints with intent of protecting our suppliers from us. ;) Says to the effect "Shall meet IPC Class x ,blah blah, except where precluded by original design"
-----Original Message-----
From: TechNet [mailto:[log in to unmask]] On Behalf Of Jack Olson
Sent: Tuesday, October 20, 2015 8:40 AM
To: [log in to unmask]
Subject: Re: [TN] IPC-A-610
That spec doesn't regulate what a designer chooses to do. It just defines the acceptability of downstream processes like placement, soldering, etc.
For the record, the designer can break every good guideline if he wants to, as long as he doesn't hold the assembler responsible for the result, thus the need for AABUS (As Agreed Between User and Supplier) UNLESS your condition was caused by the assembler placing the caps or connector INCORRECTLY, you should maybe get a signed waiver for the design to CYA
______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask]
______________________________________________________________________
|
|
|
