TECHNET Archives

1995

TechNet@IPC.ORG
Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
Yields in PC board manufacturing
From:
[log in to unmask][log in to unmask] and I will compile the reply's and send them back to all
who reply.39_Pine.3.89.9506261015.C43764-0100000@ipc0_0_
Date:
Thu, 11 May 1995 23:00:40 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (15 lines) 
The sales people where I work have been asking about yields from the printed
circuit board manufacturing.  I am starting to look into the question.  I
believe factors that affect yield would be the number of layers per panel and
the number of boards per panel.  Line widths and spacings also would have an
effect, in my opinion, but that effect might be harder to analyze. 

Has anyone investigated the prediction of PC board yields?  Would anyone like
to work with me on this problem?  Thanks for any comments.

Louis Hart
Compunetics
412-373-8110

ATOM RSS1 RSS2