 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0wlEAt-000BjaC; Mon, 7 Jul 97 08:49 CDT |
| Sender: |
|
| CC: |
|
| Old-Return-Path: |
|
| Date: |
Mon, 07 Jul 1997 09:57:05 -0400 |
| >From willli Mon Jul 7 08: |
50:06 1997 |
| Precedence: |
list |
| Resent-From: |
|
| Message-ID: |
|
| MIME-Version: |
1.0 |
| Status: |
O |
| X-Mailing-List: |
|
| TO: |
|
| X-Status: |
|
| Return-Path: |
<TechNet-request> |
| From [log in to unmask] Mon Jul 7 08: |
55:15 1997 |
| X-Loop: |
|
| Content-Type: |
text/plain; charset=us-ascii |
| Content-Transfer-Encoding: |
7bit |
| Resent-Message-ID: |
<"W8L4m3.0.aGG.2GFmp"@ipc> |
| Subject: |
|
| From: |
|
| References: |
|
| X-Mailer: |
Mozilla 3.0 (X11; I; SunOS 4.1.3 sun4m) |
| Organization: |
Paradyne Corporation |
| Resent-Sender: |
|
| Parts/Attachments: |
|
|
JoAnn Amerson wrote:
>
> > I had run across a check list on line for PCB design at one time a couple
> > of months ago but have misplaced the Internet address. Can anyone help me
> > out with this address or does anyone have a check list that they would like
> > to share. Thanks in advance for all responses.
> >
>
> This sounds like something I'd be interested in also. We are still trying to
> develop a list for our use but those wheels grind very slowly.
>
> TIA
>
> JoAnn L. Amerson
> Design Librarian
> Red Lion Controls, Inc.
> E-mail: [log in to unmask]
> Voice: (717) 767-6961 ext 6308
>
>
We have an ISO controlled PCB Design process which contains the
following checklists covering the various phases of the process.
new_geometry.checklist: Used to check newly created PCB footprint geoms.
new_pwb_input.checklist: Used to verify R&D inputs to the PCB design
process before we start layout.
new_pwb_layout.checklist: Step by step check of the layout process
divided into nine parts:
Input Verification
Database Creation
Part Placement
Routing
Design Completion(silks,masks,planes etc)
Post Processing
Checking
Release to Vendor
PCB Documentation
artwork_package.checklist: Used to check the artwork and fabrication
drawings.
ate_package.checklist: Used to verify that all required data is being
sent to ICT for test fixture creation.
vendor_package.checklist: Used to verify that all required data is being
sent to the PCB Fab house.
These documents have some specifics which assume a Mentor toolset and
other company specific requirements. They are ascii text files which
can be easily modified to your process/tool specifics.
I would be happy to discuss/share them with you. Please contact me
direct.
Dan Ratcliff
Principal PCB Designer
Paradyne Corporation
Largo, FL
813-530-8762
[log in to unmask]
***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To subscribe/unsubscribe send a message <to: [log in to unmask]> *
* with <subject: subscribe/unsubscribe> and no text in the body. *
***************************************************************************
* If you are having a problem with the IPC TechNet forum please contact *
* Dmitriy Sklyar at 847-509-9700 ext. 311 or email at [log in to unmask] *
***************************************************************************
|
|
|
