TECHNET Archives

1995

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipchq.com (Smail3.1.28.1 #2) id m0t2PkU-0000H8C; Mon, 9 Oct 95 16:28 CDT
Content-Type:
text/plain; charset="us-ascii"
Old-Return-Path:
<[log in to unmask]> <miso!iphase.com!jcupples>
Date:
Mon, 9 Oct 1995 16:17:41 -0500
Precedence:
list
Resent-From:
Resent-Sender:
X-Status:
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/1324
From [log in to unmask] Sat Apr 27 15:
02:15 1996
X-Sender:
TO:
Return-Path:
Resent-Message-ID:
<"2S4is2.0.a4E.iFPUm"@ipc>
Subject:
From:
[log in to unmask] (Jerry Cupples)
Mime-Version:
1.0
X-Loop:
Message-Id:
<ac9f3df301021004cec2@[157.175.110.24]>
Parts/Attachments:
text/plain (25 lines)
For those readers involved in SMT board level assembly, I have a question.

As a "benchmark", your opinions are solicited. At my Company, we assemble
PWA's with dominantly SM packages. Our projected number one product for
next year is a PCI format (about 6.6" x 3.6" exclusive of the gold fingers)
board with SMT parts both sides (print paste, place, reflow; repeat for
other side).

The board is populated with 205 total devices including 167 discretes, 18
0.05" pitch parts, and 20 fine pitch parts. There are 1,948 total SM solder
joints and 1,276 of these will be fine pitch (mostly 0.5 mm). No through
hole devices on this assembly (yay!).

What would you suggest is a reasonable target solder defect rate for this
product (ppm) assuming modern stencil printing and placement techniques?

regards,

Jerry Cupples
Interphase Corporation
Dallas, TX




ATOM RSS1 RSS2