 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0t8Yzg-0000GgC; Thu, 26 Oct 95 15:33 CDT |
| Encoding: |
15 Text |
| Old-Return-Path: |
<miso!ccmail.us.dell.com!Thad_McMillan> |
| Date: |
Thu, 26 Oct 95 14:48:48 CST |
| Precedence: |
list |
| X-Loop: |
|
| Resent-Sender: |
|
| X-Status: |
|
| Status: |
O |
| X-Mailing-List: |
|
| From [log in to unmask] Sat Apr 27 15: |
13:42 1996 |
| TO: |
|
| Return-Path: |
|
| Resent-Message-ID: |
<"0sB7c1.0.SCF.d2_Zm"@ipc> |
| Subject: |
|
| From: |
|
| Resent-From: |
|
| Message-Id: |
|
| Parts/Attachments: |
|
|
Does anyone have any comments regarding how close a plated or
non-plated hole can be to the routed edge of a PCB.
What is the typical recommended minimum. I've been told that a plated
via and associated copper can be down to .010" to a routed edge.
I have personal concerns about how close a via can be before the
routing process may damage a via. Additionally the slop associated
with the routed edge location.
I'd appreciate any feedback.
Thanks,
[log in to unmask]
|
|
|
