TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipc.org (Smail3.1.28.1 #2) id m0uW61V-0000P4C; Tue, 18 Jun 96 14:01 CDT
Old-Return-Path:
Date:
Tue, 18 Jun 96 15:08:02 EST
Precedence:
list
Resent-From:
Resent-Sender:
TechNet-request [log in to unmask]
From [log in to unmask] Tue Jun 18 14:
09:49 1996
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/4728
TO:
Return-Path:
<TechNet-request>
Resent-Message-ID:
<"H1giY2.0.ETF.qplnn"@ipc>
Subject:
From:
X-Status:
X-Loop:
Message-Id:
Parts/Attachments:
text/plain (17 lines)
     A customer of ours is asking what is the best practice baking 
     procedure (or pre-conditioning) of loaded board prior to IR reflow or 
     wave soldering.
     
     All of our specs in house deal with bare boards. I know there must be 
     an IPC assy spec that specifies boards pre-conditioning at reflow. Can 
     someone tell me the spec#, temperature and duration?
     
     Thanks.
     
     Teik M. Ng
     [log in to unmask]
     PC World
     Toronto, Canada



ATOM RSS1 RSS2