 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0t9CR2-0000GoC; Sat, 28 Oct 95 09:40 CDT |
| Content-Type: |
TEXT/PLAIN; charset=US-ASCII |
| Old-Return-Path: |
<miso!netcom.com!tom> |
| Date: |
Fri, 27 Oct 1995 21:11:53 -0700 (PDT) |
| Precedence: |
list |
| Resent-From: |
|
| cc: |
|
| MIME-Version: |
1.0 |
| Status: |
O |
| X-Mailing-List: |
|
| From [log in to unmask] Sat Apr 27 15: |
15:26 1996 |
| TO: |
|
| Return-Path: |
|
| X-Status: |
|
| Resent-Message-ID: |
<"_EJN92.0.gFD.Y3aam"@ipc> |
| Subject: |
|
| From: |
|
| Resent-Sender: |
|
| In-Reply-To: |
|
| X-Loop: |
|
| Message-ID: |
<Pine.3.89.9510272058.A1047-0100000@netcom4> |
| Parts/Attachments: |
|
|
We have built product with via holes only .010 off the edge of the routed
edge or even routed them in half to act as an edge connector. This
process usally adds cost or leads to shorts with some chassis part. As a
rule high speed routing has a tolerance of +- .005" which may lead to
trouble.
If you review most peoples UL file you will find that they are required
to have conductive surfaces .020"from the edge of the board.
[log in to unmask]
On Thu, 26 Oct 1995, Thad McMillan wrote:
> Does anyone have any comments regarding how close a plated or
> non-plated hole can be to the routed edge of a PCB.
>
> What is the typical recommended minimum. I've been told that a plated
> via and associated copper can be down to .010" to a routed edge.
>
> I have personal concerns about how close a via can be before the
> routing process may damage a via. Additionally the slop associated
> with the routed edge location.
>
> I'd appreciate any feedback.
>
> Thanks,
>
> [log in to unmask]
>
>
|
|
|
