DESIGNERCOUNCIL Archives

November 2006

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Reply To:
(Designers Council Forum)
Date:
Wed, 1 Nov 2006 22:02:32 -0800
Content-Type:
text/plain
Parts/Attachments:
text/plain (26 lines)
I am designing a board of 1.6mm thickness. When determining th
Hi All,

I am designing a board of 1.6mm thickness. When determining the layer stack-up I was asked to keep within 12layers for a greater yield in manufacturing. But I have seen 16layer stack-up for same thickness. Reasons I can think which can control the stack-up are, the impedance, placement complexity, routing requirements(delay length matching) and power planes (at the board level). I was wondering what stops to go for more layers if the prepreg and core with different thickness are available in market. 

Anyone has any insight what problems could rise in manufacturing on increasing the layers?

Thanks in advance for your suggestions.
Raj.



---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------






ATOM RSS1 RSS2