DESIGNERCOUNCIL Archives

August 2001

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show HTML Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Gary Ferrari <[log in to unmask]>
Reply To:
(Designers Council Forum)
Date:
Thu, 23 Aug 2001 09:54:47 EDT
Content-Type:
multipart/alternative
Parts/Attachments:
text/plain (376 bytes) , text/html (477 bytes)
Mary,

There has been many good possible reasons stated on the forum. I have yet to
see one that points to the land pattern. A land pattern equal to or larger
than the width of a tantalum chip capacitor will result in too much solder
volume. As a result the surface torques developed during cooling immediately
after the soldering process will tend to crack the capacitor.

Regards,

Gary


ATOM RSS1 RSS2