Does anyone see a problem with placing a via under a chip capacitor?
The via will be tented with dry film soldermask.  Assembly will be with
epoxy or screened solder, reflow, and DI water clean.

The potential for electrical shorts and remaining contaminates has us
concerned.

Thanks in advance for any input.

Glenn Pelkey
[log in to unmask]
[log in to unmask]
Maxtek Components Corp.

______________________________________________________
Get Your Private, Free Email at http://www.hotmail.com

################################################################
TechNet E-Mail Forum provided as a free service by IPC using LISTSERV 1.8c
################################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in the body:
To subscribe:   SUBSCRIBE TechNet <your full name>
To unsubscribe:   SIGNOFF TechNet 
################################################################
Please visit IPC's web site (http://www.ipc.org) "On-Line Services" section for additional information.
For technical support contact Hugo Scaramuzza at [log in to unmask] or 847-509-9700 ext.312
################################################################