Hi Dave,

the following IPCs, also can give you useful information:

- IPC-7095C Design and Assembly Process Implementation for BGAs

- IPC-7093  Design and Assembly Process Implementation for Bottom
Termination Components (QFN,DFN,SON, LGA,MLP, etc

- IPC-7094 Design Assembly Process Implementation for Flip Chip and Die Size

      Components

Gabriele

-----Messaggio originale-----
Da: TechNet [mailto:[log in to unmask]] Per conto di David Hillman
Inviato: martedì 31 marzo 2015 23.50
A: [log in to unmask]
Oggetto: [TN] Package Definition

Hi folks - does anyone know if JEDEC (or some other industry association)
have a industry recognized definition of  Ball Grid Array,  Chip Scale
Package and  Flip Chip style packages? I am looking for some standard or
specification that defines these packages as package styles/types.

Dave Hillman
Rockwell Collins
[log in to unmask]


______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________


---
Questa e-mail è priva di virus e malware perché è attiva la protezione avast! Antivirus.
http://www.avast.com

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________