DESIGNERCOUNCIL Archives

October 1999

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Michael Blackburn <[log in to unmask]>
Reply To:
DesignerCouncil E-Mail Forum.
Date:
Wed, 20 Oct 1999 14:34:48 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (20 lines)
You might want to check out:
http://www.chipcenter.com/signalintegrity/main.html
There are some online tools that may help you.

Also there are some application notes at:
http://www.polar.com.uk/support/cits/AP120.html

Michael Blackburn
Sr. Designer
Novar Controls Corp.
Copley, OH 44321

[log in to unmask] wrote:

> Hi,  I hope someone can help me out here.  I'm looking for suggestions on
> ways to quite down traces that we know are going to be noise generators.  If
> using a 6 layer board...what is the best stack up?  Should power and ground
> planes always be kept next to each other for optimum capacitive performance?
> Which layer should these noisy lines be kept on?  Any help?

ATOM RSS1 RSS2