Not sure what you meant by "bad cpk" but we saw .010" variance along a scored
edge when looking under a microscope. We reverted to routing out all critical
edges and routing the rest of the edge.
Todd
(Embedded
image moved Lee PengSoon-CPL035
to file: <[log in to unmask]>
pic20890.pcx) 04/21/99 06:58 PM
Please respond to "TechNet E-Mail Forum." <[log in to unmask]>; Please respond to
Lee PengSoon-CPL035 <[log in to unmask]>
To: [log in to unmask]
cc: (bcc: Todd Vorpahl/DIL/Teradyne)
Subject: [TN] PCB Scoreline (V cut) tolerance
Note: Some recipients have been dropped due to syntax errors.
Please refer to the "$AdditionalHeaders" item for the complete headers.
Hi all,
We are have problem on oversize pcb width due to the bad cpk of the v-cut
location.
what is the v-cut tolerance should be set so that it is 6 sigma achieveable?
Any industrial standard??
Regards,
Lee
################################################################
TechNet E-Mail Forum provided as a free service by IPC using LISTSERV 1.8c
################################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text
in the body:
To subscribe: SUBSCRIBE TechNet <your full name>
To unsubscribe: SIGNOFF TechNet
################################################################
Please visit IPC's web site (http://www.ipc.org) "On-Line Services" section for
additional information.
For technical support contact Hugo Scaramuzza at [log in to unmask] or 847-509-9700
ext.312
################################################################