Derek,
    We use hierarchical schematics at my location.

Pros:
    Easier to create multiple instances of a symbol. i.e. memory circuits /
subcircuits.
    Less schematic pages

Cons:
   creates more questions about what you are really looking at (What you
see is not what you get).
    some schematic packages have a problem with back annotation (making
refdes' appear properly or at all.


My recommendation.....  do not use hierarchical schematics.   seems to
create more problems than it's worth.

Karl

Derek Wynne wrote:

> Hi
>
> I am looking for some info on the PROs/CONs of hierarchical schematic
> design practices vs flat file schematic design.
>
> If anybody has written a paper on this or knows of a good book or has
> had experiences of the advantages or disadvantages of each method,
> please contact or mail me.
>
> All information appreciated.
>
> Regards,
>
> Derek Wynne.
>
> **************************
> Derek Wynne,
> Toucan Technology Limited,
> IDA Business Park,
> Dangan,
> Galway,
> Ireland.
> Tel 00 353 91 519900
> Fax 00 353 91 519901
> email [log in to unmask]
> **************************
>
> ################################################################
> DesignerCouncil E-Mail Forum provided as a free service by IPC using LISTSERV 1.8c
> ################################################################
> To subscribe/unsubscribe, send a message to [log in to unmask] with following text in the body:
> To subscribe:   SUBSCRIBE DesignerCouncil <your full name>
> To unsubscribe:   SIGNOFF DesignerCouncil
> ################################################################
> Please visit IPC web site (http://jefry.ipc.org/forum.htm) for additional information.
> For technical support contact Hugo Scaramuzza at [log in to unmask] or 847-509-9700 ext.312
> ################################################################