TECHNET Archives

January 1998

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Reply To:
TechNet Mail Forum.
Date:
Tue, 20 Jan 1998 08:12:51 PST8
Content-Type:
text/plain
Parts/Attachments:
text/plain (71 lines)
     Steve,
        We get one extra board or part of a board that represents every lot
     of PWB's shipped from our suppliers for the purpose of running a
     solderability test IAW J-STD-003 Test D. The board can be one that
     failed their acceptance for a defect unrelated to solderability (ie.
     electrical, dimensional) or one that may have had a section removed
     from it. We have gone so far as to buy an extra good board when
     necessary for the purposes of this testing.

        We run the board through the our own wave soldering system with
     parameters that give the board a FAIR CHANCE OF SOLDERING ON ITS OWN
     MERIT The object here is to let the board display its inherent
     solderability characteristics, NOT MAKE IT SOLDER!

        This has proven very useful in identifying solderability problems
     that may be related to a particular vendor or a problem that may be
     caused by a weakness in the design ( ie. thermal relief's). It has
     also been useful in catching problems in other areas like Soldermask,
     Markings permanence, and Ionic Contamination.

        You can do this testing in-house and use the outside service, if
     necessary, for the next level of defect analysis.


      Dan Botts
      Raytheon Systems
      Irving, Tx
      [log in to unmask]
______________________________ Reply Separator _________________________________
Subject: [TN] PCB Solderability Analysis
Author:  "TechNet Mail Forum." <[log in to unmask]>, at CCGATE
Date:    1/19/98 4:11 PM


Hello Technetters,

I have been experiencing considerable defects across the wave solder with
one particular vendors PCB's. My question is what guidelines are most
commonly used to perform a solderability analysis and can anyone suggest a
good lab for having this done.

Thanks in advance,

                        Steve Tucker


##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text
in the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information.
For the technical support contact Dmitriy Sklyar at [log in to unmask] or
847-509-9700 ext.311
##############################################################

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional information.
For the technical support contact Dmitriy Sklyar at [log in to unmask] or 847-509-9700 ext.311
##############################################################

ATOM RSS1 RSS2