TECHNET Archives

January 1998

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Mike Barmuta <[log in to unmask]>
Reply To:
Date:
Tue, 13 Jan 1998 09:21:03 -0800
Content-Type:
TEXT/PLAIN
Parts/Attachments:
TEXT/PLAIN (63 lines)
        Mr. Gross: From your posting I'm not sure if you are talking about
boards with dissimilar metals such as Cu with selective Au or just plain fine
line Cu circuits that are being reduced in line width or etched away. In either
case the problem is the result of the microetch in the OSP process. There are
two solutions.
        1. Solsermask over the interface of the dissimilar metals or the Cu
cicuit that's being etched out.
        2. If masking is not possible, reduce the amount of time or chemical
aggressiveness of your microetch. Some of the early proposed needs by suppliers
for a heavy microetch were overstated. A 30-60sec. microetch using an acidic
peroxysulfate system will remove about 5-10 u". This should be sufficient to
provide a clean and oxide free surface to react with the OSP coating without
creating excessive galvanic etchout.We have found no differences in coating
thickness and/or solderability during assembly using this appraoch in place of a
heavy microetch.

                                                Regards
                                                        Michael Barmuta
                                                        Staff Engineer
                                                        Fluke Electronics
                                                        Everett Wa.
                                                        425-356-6076

On Mon, 12 Jan 1998 08:55:38 -0800 HGross1029 wrote:

> From: HGross1029 <[log in to unmask]>
> Date: Mon, 12 Jan 1998 08:55:38 -0800
> Subject: [TN] OSP & Galvanic Etch
> To: [log in to unmask]
>
> Has anyone had experience with a problem
> on a board with OSP coating as regards to
> lines being etched out due to galvanic action ?
> If this is a problem, what can be done to prevent
> it and what causes it if it does happen ?
> thanx...
>
> ##############################################################
> TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
> ##############################################################
> To subscribe/unsubscribe, send a message to [log in to unmask] with following
text in the body:
> To subscribe:   SUBSCRIBE TECHNET <your full name>
> To unsubscribe:   SIGNOFF TECHNET
> ##############################################################
> Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information.
> For the technical support contact Dmitriy Sklyar at [log in to unmask] or
847-509-9700 ext.311
> ##############################################################

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional information.
For the technical support contact Dmitriy Sklyar at [log in to unmask] or 847-509-9700 ext.311
##############################################################


ATOM RSS1 RSS2