Mime-Version: |
1.0 |
Sender: |
|
X-To: |
|
Date: |
Wed, 7 Jan 1998 13:26:55 -0500 |
Reply-To: |
|
Subject: |
|
From: |
|
Content-Transfer-Encoding: |
7bit |
Organization: |
Applied CAD Knowledge Inc |
Content-Type: |
text/plain; charset=us-ascii |
Parts/Attachments: |
|
|
Mark Ross wrote:
>
> My question(s) is this. Are there guidelines for burying high voltage
> traces on inner layers to meet spacing requirements or are there none.
> Lets say that I put one side of the 220V line on the Top side of the 4
> layer board, and the other side of the 220V line on layer 3, are there
> still spacing requirements I have to meet?
Apply the spacing listed for internal conductors to all
three axes to be safe. However, I have not had much luck
getting more than hearsay on spacings for UL acceptance.
Anyone out there with the internal/external spacing values
for say, UL, CSA or VDE at 48vdc/110vac/220vac?
Regards,
--
Jeff Seeger Applied CAD Knowledge Inc
Chief Technical Officer Tyngsboro, MA 01879
jseeger "at" appliedcad "dot" com 978 649 9800
##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in the body:
To subscribe: SUBSCRIBE TECHNET <your full name>
To unsubscribe: SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional information.
For the technical support contact Dmitriy Sklyar at [log in to unmask] or 847-509-9700 ext.311
##############################################################
|
|
|