TECHNET Archives

December 1997

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Richard G Smith <[log in to unmask]>
Reply To:
TechNet Mail Forum.
Date:
Fri, 19 Dec 1997 17:09:46 -0600
Content-Type:
text/plain
Parts/Attachments:
text/plain (28 lines)
     Been having some trouble with vias fracturing on plane layers of a
     PCB. The PCB is an eight layer board with four different voltage
     planes. On two of the planes the vias have thermal ties, the other two
     do not. The vias are fracturing on the two planes where a thermal tie
     is not utilized. It seems to be sporadic and only after the PCB is
     assembled which has at least three thermal excursions during assembly.

     The vias are .018 +-.003 and flooded with soldermask.

     Any comments/help/ideas why this is happening would be greatly
     appreciated.

     Thankyou,

     Rick

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional information.
For the technical support contact Dmitriy Sklyar at [log in to unmask] or 847-509-9700 ext.311
##############################################################


ATOM RSS1 RSS2