TECHNET Archives

November 1997

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Max Harris <[log in to unmask]>
Reply To:
TechNet Mail Forum.
Date:
Mon, 3 Nov 1997 15:39:21 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (27 lines)
     Can anyone out there help me with the subject of using guard rings
     around op amp inputs to minimize leakage at the high impedance nodes?
     I will be using an FR-4 PCB, multilayer, PTH technology. From what
     I've read, it is suggested that the guard rings be placed on every
     layer. This begs the question: "How do I then connect traces to the
     node being guarded?". Also, any traces that do connect to the guarded
     node and then run outside of the ring are now subject to the same
     leakage that the original node was.

     Any help would be appreciated.

     Max.P.Harris
     Hardware Design Engineer
     Lockheed Martin Canada, Inc.

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional information.
For the technical support contact Dmitriy Sklyar at [log in to unmask] or 847-509-9700 ext.311
##############################################################


ATOM RSS1 RSS2