DESIGNERCOUNCIL Archives

August 1997

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
owner-designercouncil
Date:
Friday, August 15, 1997 6:56AM
Content-Type:
text/plain
Parts/Attachments:
text/plain (8 lines)
Brad;
On an RF board I have no choice. I can't drop a via. Anytime
you put a via in a trace it causes a glitch because when it
passes though the plane the impedance changes, this applies
to high speed stuff and RF. The layout technique is called
strip line/ micro stripline.
Lou

ATOM RSS1 RSS2