TECHNET Archives

June 1997

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Mime-Version:
1.0
Content-Type:
text/plain; charset="us-ascii"
Old-Return-Path:
Date:
Wed, 18 Jun 1997 09:47:43 -0400
Precedence:
list
Resent-From:
From [log in to unmask] Wed Jun 18 08:
54:41 1997
Resent-Sender:
TechNet-request [log in to unmask]
Content-Transfer-Encoding:
7bit
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/13489
>From willli Wed Jun 18 08:
45:06 1997
TO:
"'Technet (IPC)'" <[log in to unmask]>
Return-Path:
<TechNet-request>
X-Status:
Resent-Message-ID:
<"ZqPNQ2.0.e0H.uO-fp"@ipc>
Subject:
From:
"Gagnon, Gerry" <[log in to unmask]>
X-Loop:
Received:
by ipc.org (Smail3.1.28.1 #2) id m0weL29-000BjtC; Wed, 18 Jun 97 08:44 CDT
X-Mailer:
Microsoft Exchange Server Internet Mail Connector Version 4.0.994.63
Message-Id:
Parts/Attachments:
text/plain (49 lines)
Hello All

We too have experienced this conundrum for many years. We have been
marginally successful in avoiding it 
by:

1) For products that include SMT and wave solder (last process
performed), leaving the vias "open" (thus filled by wave) has worked
well. However, not all products have these characteristics.

2) Employing mechanical overclamped fixturing has worked well. The extra
fixture cost is amortized over volume through lower circuit cost (no
extra $$ for plugging). However, high IO BGAs cause a tremendous
concentration of localized test points which we know will overstress the
BGA joints during test using clamps to oppose the pin forces (i.e. the
module bends too much).

3) We employ plugging vias the same way others have. This process can be
costly and is not a technically robust process as others have noted. The
only items we've seen with it other than what has already been mentioned
are:

	Plugged vias unavoidably yield raised bumps (some as high as 2 mils)
which interfere with stencil 	printing fine pitch parts (by creating
localized non-planarity of stencil surface). Eventually paste winds 	up
on the bottom of the stencil and gets transferred to subsequent
production.

	When vias are placed under SMT devices, we have seen plugs expand
severely and actually create 	opens by lifting the devices. We have SEMs
of this.


I see this as an issue that is not going away and current solutions are
not entirely adequate. 

>	

***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To subscribe/unsubscribe send a message <to: [log in to unmask]>   *
* with <subject: subscribe/unsubscribe> and no text in the body.          *
***************************************************************************
* If you are having a problem with the IPC TechNet forum please contact   *
* Dmitriy Sklyar at 847-509-9700 ext. 311 or email at [log in to unmask]      *
***************************************************************************


ATOM RSS1 RSS2