Does anyone have any experience with the use of Microvia technology?
Specifically, this is where the vias are actually in the SMT pads. We
are thinking about going this route to increase board real estate but I'm
concerned about testability now when using a clamshell ICT approach. I
would appreciate any feedback on this.
David
***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To subscribe/unsubscribe send a message <to: [log in to unmask]> *
* with <subject: subscribe/unsubscribe> and no text in the body. *
***************************************************************************
* If you are having a problem with the IPC TechNet forum please contact *
* Dmitriy Sklyar at 847-509-9700 ext. 311 or email at [log in to unmask] *
***************************************************************************