I have a question that is two fold.  It concerns Solder Mask coverage on PCBs.  
IPC 610B addresses this issue some what but does leave a lot out.  I am tasked 
to set a standard for Mitsubishi Semiconductor for solder mask coverage on PCBs 
and to determine when the manufacturer fails the criteria.

	1.  Question 1:  What publications are available showing industry 
	standards for solder mask coverage over bare copper as well as over
	SN/PB?  I am aware of IPC 610B.

	2.  Question 2:  Hoe much solder mask coverage is necessary for traces
	that are already SN/PB coated?  I do have a standard for exposed bare
	copper.  I am thinking especially for those traces that are adjacent to
	each other with at best an 8 mil lines and spaces.

Any response would be helpful,  Thanks


-- 
    /\    
   _\/_   
  /_/\_\  

Mike Masters
QA Materials Engineering Section
Office: (919) 479-3771
FAX:    (919) 479-3328
Internet:  [log in to unmask]



***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To subscribe/unsubscribe send a message <to: [log in to unmask]>   *
* with <subject: subscribe/unsubscribe> and no text in the body.          *
***************************************************************************
* If you are having a problem with the IPC TechNet forum please contact   *
* Dmitriy Sklyar at 847-509-9700 ext. 311 or email at [log in to unmask]      *
***************************************************************************