TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipc.org (Smail3.1.28.1 #2) id m0uGNpq-00003oC; Mon, 6 May 96 05:48 CDT
Old-Return-Path:
Date:
Mon, 6 May 1996 06:46:57 -0400
Precedence:
list
X-Sun-Charset:
US-ASCII
Resent-Sender:
TechNet-request [log in to unmask]
X-Status:
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/3833
From [log in to unmask] Wed May 15 14:
23:16 1996
TO:
Return-Path:
<TechNet-request>
Resent-Message-ID:
<"xuTOx2.0.cW8.gZTZn"@ipc>
Subject:
From:
X-Loop:
Resent-From:
Cc:
Message-Id:
Parts/Attachments:
text/plain (20 lines)

 To Whom...

          We locate a ,100 dia grounded pad somewhere in each corner of the pwb.
  If restricted, we will locate a min. of 2 pads diagonally placed. The pad is
  a surface pad only with a surface trace connecting it to an internal ground
  plane, requested by our assembly/test community.For fine pitch microcircuits,
  we locate a non-grounded surface pad within the component outline, on a 
  diagonial. For uniformity, we will include the pads as part of our footprint
  definition(land pattern). We worked with our test/manuf people to determine
  what was needed and how to implement it into our designs which are mainly
  high density, multilayer, SMT surfaces (components both side).
          Again, work with those people that are requesting fiducial to solve
  all of their requirements without sacrificing too much land area. If you
  need more info, please feel free to contact me. Hope this helps.
          
  203-852-4810                                           Bob Vanech 



ATOM RSS1 RSS2