DESIGNERCOUNCIL Archives

1996

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Schlice Dave <[log in to unmask]>
Date:
Fri, 09 Feb 96 16:25:00 MST
Content-Type:
text/plain
Parts/Attachments:
text/plain (34 lines)

 I have a 14-layer SMT digital, polyimide, impedance controlled board per 
IPC-D-275,Class3.
The coupon requires a section D.  What really is the difference between 
Option 1 and Option 2
and how does the conductor routing for all of the layers work out in this 
section.

  o--------------o     o     o     o     o     o     o     o
             /
          /
   o---                      o     o     o    o     o     o     o


   o---                      o     o     o     o    o     o     o
           \
             \
    o-------------o     o     o     o     o     o     o     o

The above is my best attempt at drawing a Section D, that I think I need. 
 My question is
about the routing between these vias....."so that the interconnects in a 
specific hole are
separated to the greatest extent possible." (IPC-D-275 page 82    7.3.7.2 
Option 2  third para-
graph)

                                          Thanks ahead of time,
                                                          DaveS

   



ATOM RSS1 RSS2