DESIGNERCOUNCIL Archives

1996

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"Pete Waddell" <[log in to unmask]>
Date:
Tue, 13 Aug 96 13:03:05 PST
Content-Type:
text/plain
Parts/Attachments:
text/plain (37 lines)
     From a performance standpoint, see the article in the August issue of 
     Printed Circuit Design. Another resource is the editor of Printed 
     Circuit Fabrication, Bill Foran. He can be reached at 770-942-1303.
     
     Pete


______________________________ Reply Separator _________________________________
Subject: Via reliability
Author:  [log in to unmask] at Internet
Date:    8/12/96 11:21 PM


I'm looking for documentation showing reliability of vias on PCBs.  I know 
an EE that still believes vias are a weak point on a board, so I need to 
show proof of the reliability of using vias.
     
Thanks in advance.
Greg C.
     
**************************************************************************** 
* The mail list is provided as a service by IPC using SmartList v3.05      * 
**************************************************************************** 
* To unsubscribe from this list at any time, send a message to:            * 
* [log in to unmask] with <subject: unsubscribe> and no text. * 
****************************************************************************
     

****************************************************************************
* The mail list is provided as a service by IPC using SmartList v3.05      *
**************************************************************************** 
* To unsubscribe from this list at any time, send a message to:            *
* [log in to unmask] with <subject: unsubscribe> and no text. *
****************************************************************************



ATOM RSS1 RSS2