 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0uEPsL-00008hC; Tue, 30 Apr 96 19:34 CDT |
| Old-Return-Path: |
|
| From [log in to unmask] Wed May 1 16: |
33:20 1996 |
| Precedence: |
list |
| Resent-From: |
|
| Resent-Sender: |
|
| X-Status: |
|
| Status: |
O |
| X-Mailing-List: |
|
| TO: |
|
| Return-Path: |
<TechNet-request> |
| Resent-Message-ID: |
<"rSH_3.0.wxA.S6hXn"@ipc> |
| Subject: |
|
| From: |
|
| X-Loop: |
|
| Message-ID: |
|
| Date: |
Tue, 30 Apr 1996 20:39:20 -0400 |
| Parts/Attachments: |
|
|
Thad, guide line to specify conductor to PCB edge spacing are:
minimum
standard
Internal layer 0.020 inches + process variation 0.050
inches+ process var.
External Layer 0.100 inches + process
variation
The purpose being not to expose the conductor to the environment that may
cause corrosion or migration.
Pratap Singh
RAMP Labs
|
|
|
