TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipc.org (Smail3.1.28.1 #2) id m0uC3Rp-00008KC; Wed, 24 Apr 96 07:13 CDT
Old-Return-Path:
Date:
24 Apr 96 13:13:00 -0500
Precedence:
list
Resent-From:
Resent-Sender:
TechNet-request [log in to unmask]
X-Status:
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/3609
TO:
Return-Path:
<TechNet-request>
Resent-Message-ID:
<"j-c3-.0.APJ.fhXVn"@ipc>
Subject:
From:
From [log in to unmask] Sat Apr 27 17:
03:35 1996
X-Loop:
Message-Id:
<M854607.001.d8nw0.1.960424121419Z.CC-MAIL*/OU=XSFCC/OU=ZWGBA/PRMD=MOT/ADMD=MOT/C=US/@MHS>
Parts/Attachments:
text/plain (20 lines)


        I am aware of the importance of a well controlled copper 
     oxidization process to promote good inner layer adhesion for 
     multi-layer PCB's. It has been brought to my attention that a weak 
     copper oxide layer (maybe the crystal structure is too long) may cause 
     electrical problems on the inner layers as the structure crumbles in 
     the lamination stages, possibly creating a time-bomb scenario with 
     shorts forming later when electrically stressed.
     
     
        Has anybody out there experienced this phenomenon or do you know of 
     any articles or papers on the subject.
     
                Regards  Gary Willard
                         Motorola (UK)
                         E-mail [log in to unmask]  



ATOM RSS1 RSS2