 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0u7kSL-00006jC; Fri, 12 Apr 96 10:08 CDT |
| Content-Type: |
TEXT/PLAIN; charset=US-ASCII |
| From [log in to unmask] Fri Apr 12 11: |
35:56 1996 |
| Date: |
Fri, 12 Apr 1996 10:08:09 -0500 (CDT) |
| Precedence: |
list |
| Resent-From: |
|
| cc: |
|
| MIME-Version: |
1.0 |
| Status: |
O |
| X-Mailing-List: |
|
| TO: |
|
| Return-Path: |
<TechNet-request> |
| X-Status: |
|
| X-Loop: |
|
| Resent-Message-ID: |
<"wXrKa2.0.pnJ.S7dRn"@ipc> |
| Subject: |
|
| From: |
|
| Old-Return-Path: |
<willli> |
| In-Reply-To: |
|
| Message-ID: |
<Pine.3.89.9604121043.F77556-0100000@ipc> |
| Resent-Sender: |
|
| Parts/Attachments: |
|
|
Larry,
IPC-2141, Controlled Impedance Circuit Boards and High Speed Logic
Design, which is currently being printed, references Test Method 2.5.5.7,
Characteristic Impedance and Time Delay of Lines on Printed boards by
TDR. It is included in the IPC-TM-650, Test Methods Manual.
****************************************
Lisa M. Williams
Technical Staff
IPC
2215 Sanders Road
Northbrook, IL 60062
phone: (847) 509-9700 x 379
fax: (847) 509-9798
email: [log in to unmask]
****************************************
On Thu, 11 Apr 1996, LARRY A. STERNIG wrote:
> .int [log in to unmask]
>
> Does IPC have a standard for Controlled Impedance Testing.
> Something on the order of IPC-TM-650 to define how
> TDR measurments are made not how to design for controlled impedance.
>
> Larry Sternig
> [log in to unmask]
>
>
|
|
|
