TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipc.org (Smail3.1.28.1 #2) id m0toF6J-00005ZC; Sun, 18 Feb 96 13:48 CST
Old-Return-Path:
Date:
Sun, 18 Feb 1996 14:53:00 -0500
Precedence:
list
Resent-From:
Resent-Sender:
X-Status:
Apparently-To:
X-Mailing-List:
<[log in to unmask]> archive/latest/2748
TO:
Return-Path:
Resent-Message-ID:
<"aSuMy1.0.bD8.YAu9n"@ipc>
From [log in to unmask] Tue Feb 20 16:
08:51 1996
From:
Status:
O
X-Loop:
Subject:
Message-Id:
Parts/Attachments:
text/plain (17 lines)
ding Blind Vias in multilayer
printed boards.
1)  Why would someone want to use them?
2)  If used are they always filled?
3)  When does the filling operation take place?
4)  Are they required to be capped by plating 
    or solder mask?

I am looking at a lot of multilayers with blind vias and
need some help in understanding the manuf process.

Thanks,
Susan Mansilla
Robisan Laboratory



ATOM RSS1 RSS2