 
| Mime-Version: |
1.0 |
| Content-Type: |
text/plain; charset="us-ascii" |
| Old-Return-Path: |
|
| Date: |
Sat, 17 Feb 1996 19:38:34 -0500 (EST) |
| Precedence: |
list |
| Resent-From: |
|
| Resent-Sender: |
|
| X-Status: |
|
| Status: |
O |
| X-Mailing-List: |
|
| X-Sender: |
|
| TO: |
|
| From [log in to unmask] Mon Feb 19 09: |
20:22 1996 |
| Return-Path: |
|
| Resent-Message-ID: |
<"t7VoP.0.XwA.8Cd9n"@ipc> |
| Subject: |
|
| From: |
|
| X-Loop: |
|
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0tnx0r-00005cC; Sat, 17 Feb 96 18:30 CST |
| X-Mailer: |
Windows Eudora Version 1.4.4 |
| Message-Id: |
|
| Parts/Attachments: |
|
|
At Circo Craft we use IST to establish reliability performance of bare
printed wiring boards. This method employs an automated computer controlled
application of current which causes the substrate temperature to rise. By
cycling the test vehicle through a thermal profile, an assessment of
reliability (time or cycles to failure) can be determined.
Correlation between this method and traditional thermal cycle analysis
has been established. We have performed analysis on blind via substrates and
would be happy to discuss this issue further with you.
D. Rooke
E-mail : [log in to unmask]
Phone : 514-694-8400
FAX : 514-694-2696
----------------- reply separator ------------------
>
>We would need information and acceptance criteria on thermal shock testing
>of blind and buried vias.
>The idea is to design the vias to form chain patterns and measure their
>resistance/resistance change during thermal shock.
>Does anyone have experience on this or know of any standard test
>pattern/method/conditions/ acceptance criteria?
>Your help is highly appreciated.
>Please, respond as soon as possible to IPC TechNet or directly to:
> Liisa Mustala
> Nokia Telecommunications
> e-mail: [log in to unmask]
>
>
>
D. Rooke
([log in to unmask])
|
|
|
