 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0vL7vX-0000LcC; Wed, 6 Nov 96 07:21 CST |
| Old-Return-Path: |
|
| Date: |
Wed, 6 Nov 96 08:27:51 EST |
| Precedence: |
list |
| Resent-From: |
|
| Resent-Sender: |
|
| X-Status: |
|
| Status: |
O |
| From [log in to unmask] Wed Nov 6 08: |
50:45 1996 |
| TO: |
|
| Return-Path: |
<TechNet-request> |
| Resent-Message-ID: |
<"sYt4_2.0.TMK.o39Wo"@ipc> |
| Subject: |
|
| From: |
|
| X-Mailing-List: |
|
| X-Loop: |
|
| Cc: |
|
| Message-Id: |
<9611061327.AA05472@kansys04> |
| Parts/Attachments: |
|
|
Hello,
My questions has to do with the capping of vias for BGA's.
Why is it recommended that vias be covered on the component side of
BGA boards ?
What are the implications of not following this recommendation ?
Thanks in advance for your input.
Charles Elliott
[log in to unmask]
***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To unsubscribe from this list at any time, send a message to: *
* [log in to unmask] with <subject: unsubscribe> and no text. *
***************************************************************************
|
|
|
